JTAG Single Stepping a soft RISV-V FPGA. This weekend I’m following along Tom Verbeure’s blog...